

## Circuit, PCB, Layout ..etc Change Note

Rev.	Page	Change Item	Reason	Layout
0.1	32	RTL8118AS-CG change to RTL8118-CG del L1012,C1249 and C1243 add R711296 and C8007		L
	15	PCIE 20 and 19 port P & N change		L
	6	del CR66,CR27 ADD CR67,CR39,CR16 CR 23 change to 20 ohm		
	14	PR1475 pull high +V3.3A_DSW		L
	6	del CR68,CR69		L
	6	Del RT9018A-25PSP ; Add RT8068AZQW		
1.0	15	PR6 , PR7 , PR8 , PR10 , PR11 , PR13 Resistor from 15 ohm change to 0 ohm		
	17	Remove RP161 , RP165 , RP170		
	27	CHR26 Resistor from 232K ohm change to 165K ohm		
	38	R711285 , R711289 , R711293 Resistor from 47K change to 52.3K Remove R71317 , R71319 , R71315 , R71321 , R711364 , R711362 R71313 add resistor 0 ohm		
	28	R71201 mount 100 ohm and Q7120 mount QN7002 MOS.		
	41	IR47 and IR6 resistor from 3.83K change to 7.15K		

Rev.	Page	Change Item	Reason	Layout



**GIGABYTE TECHNOLOGY CORPORATION**

Title
-------

**Change\_Note**

Size

Document Number
-----------------


ev

1.0

Date: Thursday, February 01, 2018

Sheet	2	of	78
-------	---	----	----


**PEG\_RCOMP Guidelines**  
Trace Width =>12mils  
Max Length <400mils  
Min Trace Spacing >15mils



GIGABYTE TECHNOLOGY CORPORATION

Title		CPU_1-PEG
Size	Document Number	GA-RP65X8
Date:	Thursday, February 01, 2018	Sheet 3 of 78
Rev		1.0

# to Thundrbolt 3.0 RP65W\_V01\_20160912JW





**eDP\_RCOMP Guidelines**  
Trace Width =>12mils  
Max Length <100mils  
Min Trace Spacing >25mils



GIGABYTE TECHNOLOGY COPORATION			
Title		CPU_3-DDI	
Size	Document Number	Rev	
	GA-RP65X8	1.0	
Date:	Thursday, February 01, 2018	Sheet	4 of 78





CFG[0]  
Stall reset sequence after PCU PLL clock until de-assert

CFG[1]  
Reserved. No connect

CFG[2]: PCI Express\* Static x16 Lane Numbering Reversal.  
1 = Normal operation  
0 = Lane numbers reversed.

CFG[3]: Reserved configuration lane

CFG[4]: Display Port Presence strap  
1: Disabled - No Embedded DisplayPort\*. No connect for disable.  
0: Enabled - Embedded DisplayPort\* is connected to the Embedded Display Port.  
00 = 1 x8, 2 x4 PCI Express\*  
01 = reserved  
10 = 2 x8 PCI Express\*  
11 = 1 x16 PCI Express\*


CFG[7]: PEG Training  
1 = (default) PEG train immediately following RESET# deassertion  
0 = PEG wait BIOS for training.

CFG[19:8]: Reserved configuration lanes


SKL H/SKLS BPM# [3:0] nets can be 0 = PEG wait BIOS for training.  
left floating when not use for debug.

CFG[19:8]: Reserved configuration lanes


SKL H and SKL S has adequate internal bias resistance on JTAG, PROC\_PRDY# signals to keep the devices in an idle state without the external pull up resistors.  
PROC\_REQ# of SKL H and SKL S needs to have an external pull up with 1K ohm to VCCST when it is not connected to PCH-H PREQ#.



VCCCORE\_SENSE CR38 49.9/4/1/X VSSCORE\_SENSE



[PAGE\_TITLE=CPU SYMBOL - 7 ,10 OF 11 (CPU POWER- 1 OF 3)]










VINAFIX.COM



GIGABYTE TECHNOLOGY CORPORATION

Title		CPU_7-POWER 3 OF3	
Size	Document Number	GA-RP65X8	
Date:	Thursday, February 01, 2018	Sheet	9 of 78




**GIGABYTE TECHNOLOGY COPORATION**


**CPU\_7-Decoupling\_Cap**

Document Number: **GA-RP65X8**

Date: Thursday, February 01, 2018


Sheet 10 of 78

















**XCLK\_BIASREF Guidelines**  
Trace Width =>20mils  
Max Length <1000mils  
Min Trace Spacing >30mils



















# M.2 2230 Key-E




## MB Side







GIGABYTE TECHNOLOGY COPORATION			
Title	WiFi		
Size	Document Number	Rev	
	GA-RP65X8	1.0	
Date:	Thursday, February 01, 2018	Sheet	20 of 78





LQ140Z1JW01 eDP Transfer rate Specification : 5.4Gbps / 4 lane



del inverter 19V conn  
RP65W\_V01\_20160922J




Layout  
RX5 Panasonic 4Lane eDP  
3.3V 1.4A Max  
Trace width MUST 2 鎧







Layout

\*\*\* eDP Layout for 更快速度 更大頻寬: P34, RX5, RX4 鎧  
1. GND 層 的 noise 導致 eDP 閃爍==> eDP Trace 的 鎧參看  
一定 要切 mo at 目的 讓 eDP 的 GND return path 隔 鎧  
來 源, moat 可讓 return path 只 for eDP。  
2. eDP Trace 要 guard GND。讓 eDP 隔 鎧閃爍 no 鎧



GIGABYTE TECHNOLOGY COPORATION			
Title			
PCH_5-PWR			
Size	Document Number		Rev
	GA-RP65X8		1.0
Date:	Thursday, February 01, 2018	Sheet	23 of 78









[illegible]

Pin A2	
Pin#	Signal
1	VCC
2	PS2_CLK
3	PS2_DATA
4	GND
5	SMB_CLK
6	SMB_DATA

SI: 受 cable pitch 限制 只能用 6pin  
FFC 接 pin2, pin6  
動靜接觸時 傳到 M 上 就是把 pin2 (PAD\_RIGHT) 與 pin6 (PAD\_RIGHT) 由 floating 變成 GND



## Default TPM9665(co-lay TPM9635)





**GIGABYTE TECHNOLOGY CORPORATION**

Title	TPM2.0/CLICK PAD/BATT_CHECK
-------	-----------------------------






Size	Document Number <b>GA-RP65X8</b>	Rev <b>1.0</b>
------	-------------------------------------	-------------------

Date: Thursday, February 01, 2018 Sheet 25 of 78









Title			
<b>ChargerBQ24780/Bat_CN/AC_In</b>			
Size	Document Number	Rev	
	<b>GA-RP65X8</b>	<b>1.0</b>	
Date:	Thursday, February 01, 2018	Sheet	27 of 78




2017/7/24 Sir suggest Change +V3.3S




16,19,26,28,29,75,78 PM\_SLP\_S3-




16,19,26,28,29,75,78 PM\_SLP\_S3-



VccST Imax => 0.12A





12,16,19,30 PM\_SLP\_S4-




GIGABYTE TECHNOLOGY CORPORATION			
Title		System_Power/+VCCST/+VCCSTG	
Size	Document Number	Rev	
	GA-RP65X8	1.0	
Date:	Thursday, February 01, 2018	Sheet	28 of 78







Start\_Up




AC Plug to wake up EC from 0.5Watt Status






For Battery Check





















Rset:  
standard = 2.49K +/-1%  
R larger -> output vol get largel.  
R smaller -> output vol get small.









Use EFuse only without ASF funct i on



1K ohm close to Host side



Near Pin11 Near Pin32




GLAN RJ45  
new footprint  
新料  
RP65W\_V01\_20161028Jason


RP65 改

Pin	Assignment 10BASE-T 100BASE-TX	Assignment 1000BASE-TX
1	Tx+	BI_DA+
2	Tx-	BI_DA-
3	Rx+	BI_DB+
4	Rx-	BI_DB-
5		BI_DC+
6		BI_DC-
7		BI_DD+
8		BI_DD-


20160901 RP65  
v0.1  
copy from RP55









PEDET Guidelines  
PEDET is the interface detect used by PCH to determine the communication protocol that the M.2 card uses; PCIe\* signaling (high) or SATA signaling (low) in conjunction with a platform located pull-up resistor.



ngff\_SM3ZS067U410\_M




### SATA / PCI Express\* Gen 2 and Gen 3 Capacitor Values


Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF <sup>2</sup>	None	None <sup>3</sup>



	5		4		3		2		1	
D										
C										
B										
A										



GIGABYTE TECHNOLOGY COPORATION		
Title: empty		
Size	Document Number	Rev
	GA-RP65X8	1.0
Date:	Thursday, February 01, 2018	Sheet 36 of 78




GIGABYTE TECHNOLOGY COPORATION			
Title			
empty			
Size	Document Number		Rev
	GA-RP65X8		1.0
Date:	Thursday, February 01, 2018	Sheet	37 of 78

# USB\_Connector

## For Gen4 Keyboard






質量 測 RX5 X6 Gen3H白 光最亮 = 0.27p



RP65W\_V01\_2016JW

3_32	3_39
3_33	3_38
3_34	3_37
3_35	3_36


FOR CO-LAY





GIGABYTE TECHNOLOGY CORPORATION		
Title: USB3.0x3/Gen4_KB		
Size:	Document Number: GA-RP65X8	Rev: 1.0
Date:	Thursday, February 01, 2018	Sheet: 38 of 78




# Hall Effect Micro Switch




# Power Button Switch







RP65 del touch pad  
RP65W\_V10\_20161226JW





For M.2  
M2.0 x H1.2mm stand of f



GPU  
M2.0 x H1.2mm stand of f



For FAN






follow M.E. Chg from 1.0 to 1.2  
RP65W\_V10\_20161226JW

# PCB



For CPU  
M2.0 x H1.2mm stand of f




follow M.E. Chg from 3.0 to 1.2  
RP65W\_V02\_20161226JW



GIGABYTE TECHNOLOGY COPORATION

Title		Lid/PWRBTN/ScrewHole
Size	Document Number	Rev
	GA-RP65X8	1.0
Date:	Thursday, February 01, 2018	Sheet 40 of 78





PROG resister programming table subject to change  
PROG1: VR A-IA, VR B-GT, VR C-SA ; Vboot =0V ; slew rate = 30mV/us  
PROG2: VR A Imax = 75A  
PROG3: VR B Droop enabled ; VR B Imax = 60A  
PROG4: VR A & VR C Droop enabled ; VR A/VR B SW Freq=583kHz  
PROG5: VR C Imax = 15A ; VR C SW Freq=750kHz



For H line 42:  
IA Iccmax=56A, DCLL=1.8mohm  
GT Iccmax=39A, DCLL=2.65mohm  
SA Iccmax=10A, DCLL=9.1mohm



# KaybyLake H(Quad Core GT2 45W) - VCCGT IccMax 55A

## IccTDC 25A


## IccOCP 82.5A



# KaybyLake H(Quad Core GT2 45W) - VCCSA IccMax 11.1A

## IccTDC 10A

## IccOCP 16.65A



GIGABYTE TECHNOLOGY CORPORATION

Title		IMVP8_VGT_VSA_2+1	
Size	Document Number	GA-RP65X8	
Date	Thursday, February 01, 2018	Sheet	43 of 78

	5	4	3	2	1
D					
C					
B					
A					




GIGABYTE TECHNOLOGY COPORATION			
Title empty			
Size	Document	Number	Rev
		GA-RP65X8	1.0
Date:	Thursday, February 01, 2018		Sheet 44 of 78


	5	4	3	2	1
D					
C					
B					
A					





GIGABYTE TECHNOLOGY COPORATION			
Title empty			
Size	Document	Number	Rev
		GA-RP65X8	1.0
Date:	Thursday, February 01, 2018		Sheet 45 of 78




49,50 FBA\_D[63..0]  
49,50 FBA\_DB[7..0]  
49,50 FBA\_EDC[7..0]





FB\_PLLAVDD




AF42 FB\_REFPLL\_AVDD0  
L29 FB\_REFPLL\_AVDD1



FBA\_DBG\_RFU1  
FBA\_DBG\_RFU2



FB\_PLLAVDD



1V8 MAIN

GDDR5 CMD Mapping			
CMD	0..31	32..63	
CMD0	CAS*		
CMD1	CKE*		
CMD2	RST*		
CMD3	RAS*		
CMD4	A1..A8		
CMD5	A0..A10		
CMD6	A12..RFU		
CMD7	AB*		
CMD8	A6..A11		
CMD9	A7..A8		
CMD10	WE*		
CMD11	A5..BA1		
CMD12	A4..BA2		
CMD13	A2..BA0		
CMD14	A3..BA3		
CMD15	CS*		
CMD16		CAS*	
CMD17		CKE*	
CMD18		RST*	
CMD19		RAS*	
CMD20		A1..A8	
CMD21		A0..A10	
CMD22		A12..RFU	
CMD23		AB*	
CMD24		A6..A11	
CMD25		A7..A8	
CMD26		WE*	
CMD27		A5..BA1	
CMD28		A4..BA2	
CMD29		A2..BA0	
CMD30		A3..BA3	
CMD31		CS*	



51,52 FBB\_D[63..0]  
51,52 FBB\_DB[7..0]  
51,52 FBB\_EDC[7..0]

- 3/23 FBB
- FBB\_D0 H32 FBB\_D0
  - FBB\_D1 D32 FBB\_D1
  - FBB\_D2 B32 FBB\_D2
  - FBB\_D3 E32 FBB\_D3
  - FBB\_D4 G32 FBB\_D4
  - FBB\_D5 J30 FBB\_D5
  - FBB\_D6 F32 FBB\_D6
  - FBB\_D7 H36 FBB\_D7
  - FBB\_D8 G36 FBB\_D8
  - FBB\_D9 F36 FBB\_D9
  - FBB\_D10 J36 FBB\_D10
  - FBB\_D11 F36 FBB\_D11
  - FBB\_D12 F33 FBB\_D12
  - FBB\_D13 D33 FBB\_D13
  - FBB\_D14 J32 FBB\_D14
  - FBB\_D15 G33 FBB\_D15
  - FBB\_D16 E45 FBB\_D16
  - FBB\_D17 D45 FBB\_D17
  - FBB\_D18 F45 FBB\_D18
  - FBB\_D19 G45 FBB\_D19
  - FBB\_D20 D42 FBB\_D20
  - FBB\_D21 F42 FBB\_D21
  - FBB\_D22 H41 FBB\_D22
  - FBB\_D23 E41 FBB\_D23
  - FBB\_D24 F39 FBB\_D24
  - FBB\_D25 E39 FBB\_D25
  - FBB\_D26 D39 FBB\_D26
  - FBB\_D27 F38 FBB\_D27
  - FBB\_D28 E38 FBB\_D28
  - FBB\_D29 D36 FBB\_D29
  - FBB\_D30 E36 FBB\_D30
  - FBB\_D31 M50 FBB\_D31
  - FBB\_D32 P48 FBB\_D32
  - FBB\_D33 M51 FBB\_D33
  - FBB\_D34 P47 FBB\_D34
  - FBB\_D35 P62 FBB\_D35
  - FBB\_D36 R46 FBB\_D36
  - FBB\_D37 L51 FBB\_D37
  - FBB\_D38 L52 FBB\_D38
  - FBB\_D39 L49 FBB\_D39
  - FBB\_D40 M46 FBB\_D40
  - FBB\_D41 M48 FBB\_D41
  - FBB\_D42 D48 FBB\_D42
  - FBB\_D43 C50 FBB\_D43
  - FBB\_D44 C49 FBB\_D44
  - FBB\_D45 E49 FBB\_D45
  - FBB\_D46 F48 FBB\_D46
  - FBB\_D47 F50 FBB\_D47
  - FBB\_D48 D52 FBB\_D48
  - FBB\_D49 J50 FBB\_D49
  - FBB\_D50 H48 FBB\_D50
  - FBB\_D51 H51 FBB\_D51
  - FBB\_D52 J49 FBB\_D52
  - FBB\_D53 H52 FBB\_D53
  - FBB\_D54 C32 FBB\_D54
  - FBB\_D55 E33 FBB\_D55
  - FBB\_D56 G44 FBB\_D56
  - FBB\_D57 H38 FBB\_D57
  - FBB\_D58 P50 FBB\_D58
  - FBB\_D59 J48 FBB\_D59
  - FBB\_D60 D51 FBB\_D60
  - FBB\_D61 F51 FBB\_D61
  - FBB\_D62 Y17 GND
  - FBB\_D63 Y18 GND
  - FBB\_D64 Y19 GND
  - FBB\_D65 Y20 GND
  - FBB\_D66 Y21 GND
  - FBB\_D67 Y22 GND
  - FBB\_D68 Y23 GND
  - FBB\_D69 Y24 GND
- FBB\_DQ0 B33 FBB\_DQ0
- FBB\_DQ1 E33 FBB\_DQ1
- FBB\_DQ2 G44 FBB\_DQ2
- FBB\_DQ3 H38 FBB\_DQ3
- FBB\_DQ4 P50 FBB\_DQ4
- FBB\_DQ5 J48 FBB\_DQ5
- FBB\_DQ6 D51 FBB\_DQ6
- FBB\_DQ7 F51 FBB\_DQ7
- FBB\_DQS\_WP0 FBB\_DQS\_WP0
- FBB\_DQS\_WP1 FBB\_DQS\_WP1
- FBB\_DQS\_WP2 FBB\_DQS\_WP2
- FBB\_DQS\_WP3 FBB\_DQS\_WP3
- FBB\_DQS\_WP4 FBB\_DQS\_WP4
- FBB\_DQS\_WP5 FBB\_DQS\_WP5
- FBB\_DQS\_WP6 FBB\_DQS\_WP6
- FBB\_DQS\_WP7 FBB\_DQS\_WP7

- FBB\_CMD0 B35 FBB\_CMD0
- FBB\_CMD1 A35 FBB\_CMD1
- FBB\_CMD2 D35 FBB\_CMD2
- FBB\_CMD3 A35 FBB\_CMD3
- FBB\_CMD4 B36 FBB\_CMD4
- FBB\_CMD5 C36 FBB\_CMD5
- FBB\_CMD6 C38 FBB\_CMD6
- FBB\_CMD7 B38 FBB\_CMD7
- FBB\_CMD8 A38 FBB\_CMD8
- FBB\_CMD9 D38 FBB\_CMD9
- FBB\_CMD10 A39 FBB\_CMD10
- FBB\_CMD11 B39 FBB\_CMD11
- FBB\_CMD12 C39 FBB\_CMD12
- FBB\_CMD13 C41 FBB\_CMD13
- FBB\_CMD14 B41 FBB\_CMD14
- FBB\_CMD15 A41 FBB\_CMD15
- FBB\_CMD16 B49 FBB\_CMD16
- FBB\_CMD17 A49 FBB\_CMD17
- FBB\_CMD18 A48 FBB\_CMD18
- FBB\_CMD19 D47 FBB\_CMD19
- FBB\_CMD20 A47 FBB\_CMD20
- FBB\_CMD21 B47 FBB\_CMD21
- FBB\_CMD22 C45 FBB\_CMD22
- FBB\_CMD23 B45 FBB\_CMD23
- FBB\_CMD24 A45 FBB\_CMD24
- FBB\_CMD25 D44 FBB\_CMD25
- FBB\_CMD26 A44 FBB\_CMD26
- FBB\_CMD27 B44 FBB\_CMD27
- FBB\_CMD28 C44 FBB\_CMD28
- FBB\_CMD29 C42 FBB\_CMD29
- FBB\_CMD30 B42 FBB\_CMD30
- FBB\_CMD31 A42 FBB\_CMD31
- FBB\_CMD32 D41 FBB\_CMD32
- FBB\_CMD33 C35 FBB\_CMD33
- FBB\_CMD34 B50 FBB\_CMD34
- FBB\_CMD35 A50 FBB\_CMD35

FBVDDQ

FBVDDQ

FBB\_CMD1

FBB\_CMD2

- FBB\_CLK0 H42 FBB\_CLK0
- FBB\_CLK1 G42 FBB\_CLK1
- FBB\_CLK1\* E47 FBB\_CLK1\*

- FBB\_WCK01 J33 FBB\_WCK01
- FBB\_WCK01\* G35 FBB\_WCK01\*
- FBB\_WCK23 J39 FBB\_WCK23
- FBB\_WCK23\* F41 FBB\_WCK23\*
- FBB\_WCK45 L46 FBB\_WCK45
- FBB\_WCK45\* L45 FBB\_WCK45\*
- FBB\_WCK67 M44 FBB\_WCK67
- FBB\_WCK67\* H47 FBB\_WCK67\*

FB\_PLLAVDD



NVC112  
0.1u/4/X7R/16V/K


GDDR5 CMD Mapping		
CMD	0..31	32..63
CMD0	CAS*	
CMD1	CKE*	
CMD2	RST*	
CMD3	RAS*	
CMD4	A1, A9	
CMD5	A0, A10	
CMD6	A12, RFU	
CMD7	AB*	
CMD8	A6, A11	
CMD9	A7, A8	
CMD10	WE*	
CMD11	A5, BA1	
CMD12	A4, BA2	
CMD13	A2, BA0	
CMD14	A3, BA3	
CMD15	CS*	
CMD16		CAS*
CMD17		CKE*
CMD18		RST*
CMD19		RAS*
CMD20		A1, A9
CMD21		A0, A10
CMD22		A12, RFU
CMD23		AB*
CMD24		A6, A11
CMD25		A7, A8
CMD26		WE*
CMD27		A5, BA1
CMD28		A4, BA2
CMD29		A2, BA0
CMD30		A3, BA3
CMD31		CS*












GDDR5 CMD Mapping		
CMD	0..31	32..63
CMD0	CAS*	
CMD1	CKE*	
CMD2	RS1*	
CMD3	RAS*	
CMD4	A1_A9	
CMD5	A0_A10	
CMD6	A12_RFU	
CMD7	AB*	
CMD8	A6_A11	
CMD9	A7_A8	
CMD10	WE*	
CMD11	A5_BA1	
CMD12	A4_BA2	
CMD13	A2_BA0	
CMD14	A3_BA3	
CMD15	CS*	
CMD16		CAS*
CMD17		CKE*
CMD18		RS1*
CMD19		RAS*
CMD20		A1_A9
CMD21		A0_A10
CMD22		A12_RFU
CMD23		AB*
CMD24		A6_A11
CMD25		A7_A8
CMD26		WE*
CMD27		A5_BA1
CMD28		A4_BA2
CMD29		A2_BA0
CMD30		A3_BA3
CMD31		CS*



<b>GIGABYTE TECHNOLOGY CORPORATION</b>			
<b>Title</b>			
<b>NV-FB Partition D</b>			
<b>Size</b>	<b>Document Number</b>	<b>Rev</b>	
	<b>GA-RP65X8</b>	<b>1.0</b>	
<b>Date:</b>	<b>Thursday, February 01, 2018</b>	<b>Sheet</b>	<b>54 of 78</b>





















**FBVDDQ**








Table 10. NVVDD Voltage Regulator Requirements

Feature	Guidance
Regulator Solution Index	<ul style="list-style-type: none"> <li>N17E-G3: OVR4+ 4ph-2xDualFET/ph L=13x13x4 Lsat=70A or better</li> <li>N17E-G2: OVR2+ 3ph-DualFET/ph L=10x10x4 Lsat=68A/ph or better</li> <li>N17E-G1: OVR2+ 3ph-DualFET/ph L=10x10x4 Lsat=68A/ph or better</li> </ul>
Load line	No
Low Power Mode	AutoPSI integrated in OVR4+ and OVR2+
PDN Specification (DC)	TBD
Overall Efficiency	<ul style="list-style-type: none"> <li>N17E-G3: 80% or better at EDPc = 121A</li> <li>N17E-G2: 80% or better at EDPc = 80A</li> <li>N17E-G1: 80% or better at EDPc = 62A</li> </ul>


Table 11. NVVDDS Voltage Regulator Requirements

Feature	Guidance
Regulator Solution Index	<ul style="list-style-type: none"> <li>N17E-G3: OVR2+ 2ph-DualFET/ph L=10x10x4 Lsat=68A/ph or better</li> <li>N17E-G2: OVR2+ 1ph-DualFET/ph L=10x10x4 Lsat=68A/ph or better</li> <li>N17E-G1: OVR2+ 1ph-DualFET/ph L=10x10x4 Lsat=68A/ph or better</li> </ul>
Load line	No
Low Power Mode	AutoPSI integrated in OVR4+ and OVR2+
PDN Specification (DC)	TBD
Overall Efficiency	<ul style="list-style-type: none"> <li>N17E-G3: 80% or better at EDPc = 37A</li> <li>N17E-G2: 80% or better at EDPc = 26A</li> <li>N17E-G1: 80% or better at EDPc = 21A</li> </ul>

Table 12. FBVDD Voltage Regulator Requirements

Feature	Guidance
Regulator Solution Index	<ul style="list-style-type: none"> <li>N17E-G3: 1ph-DualFET/ph or better</li> <li>N17E-G2: 1ph-DualFET/ph or better</li> <li>N17E-G1: 1ph-DualFET/ph or better</li> </ul>
PDN for FBVDD Power plane	TBD
Overall Efficiency	<ul style="list-style-type: none"> <li>N17E-G3: 80% or better at EDPc = 30A</li> <li>N17E-G2: 80% or better at EDPc = 29A</li> <li>N17E-G1: 80% or better at EDPc = 26A</li> </ul>

DMI (Single Link or Dual Link)  
 DVI (Single Link or Dual Link)  
 supported.







Figure 2. Example of Power-Down Sequencing Order

- ▶ NVDD, NVVDS, and PEX\_VDD must power down before 1V8\_MAIN, all other power rails can power down together with 1V8\_MAIN.
- ▶ The propagation delay between 1V8\_MAIN\_EN and the NVVDD\_EN pin needs to be less than 300  $\mu$ s during both power up and power down.
- ▶ For GDDR5X, VPP must be equal to or higher than FBVDD/Q at all times; use gate logic and discharge circuit as needed.
- ▶ All 3.3V devices that connect to the GPU must be ramp down before 1V8\_AON; GPU can NOT have any 3.3V leakage path after 1.8V\_AON and 1.8V\_MAIN power down.
- ▶ Power down 3V3 must be less than 10 percent before 1V8\_AON can start ramp down.





Figure 1. Example of Power-Up Sequencing Order

- ▶ The ramp time for any rail must be more than 40  $\mu$ s and is recommended to be less than 2 ms.
- ▶ t1 (from 1V8\_MAIN\_EN to PEX\_VDD\_Pgood) must *not* exceed 4 ms.
- ▶ The ramp up overshoot should not exceed the silicon reliability limit voltage.
- ▶ Power up NVVDD+NVVDDS must be 90 percent before PEX\_VDD can start ramp up.
- ▶ Power up 1V8\_AON must be 90 percent before 3V3 ramp up
- ▶ All 3.3V devices that connect to the GPU must be powered after 1V8\_AON; GPU can NOT have any 3.3V leakage path before 1V8\_AON present.
- ▶ No signal should be applied to the GPU before the power rails are fully ramped
- ▶ Refer to the JEDEC Memory Specification for memory related power sequencing.
- ▶ The propagation delay between 1V8\_MAIN\_EN and the NVVDD\_EN pin needs to be less than 300  $\mu$ s during both power up and power down.
- ▶ FBVDD/Q and 1V8\_AON don't need power cycle for GC6 2.1



GPU1T  
INS148024613  
BGA2152  
COMMON

15/23 MISC 2

ROM\_CS  
ROM\_SI  
ROM\_SO  
ROM\_SCLK

BUFRST

NVR149

10K/4

33/4/1

ROM\_CS\_ROM

7

VBIO1

HOLD\*/IO3

WP\*/IO2

CS\*

5

DI/O0

DO/O1

CLK

6

MX25U4033EM1I-12G

MX1C MX25U4033EM1I-12G

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC

4

GND

NVC87

0.1u/4/X7R/16V/K

1V8\_AON

8

VCC


4


GND

NVC87


0.1u/4/X7R/16V/K

1V8\_AON






# PEX\_VDD











GIGABYTE TECHNOLOGY COPORATION			
Title NVVDDS			
Size	Document Number		Rev
	GA-RP65X8		1.0
Date:	Thursday, February 01, 2018	Sheet	70 of 78

Power OFF : NVVDDS -> (PEX\_VDD, NVVDD, FBVDDQ, 1v8\_MAIN, NV3V3 ->1v8\_AON)



Product		NVDD	GPU FBIO		1.0V Total <sup>1</sup>	1.8V Total <sup>2</sup>
		NVDDSS		FB TOTAL <sup>5</sup>		
	TGP	-	(1.55V-1.35V) 4, 6	1.0V <sup>4</sup>	1.8V <sup>4</sup>	
	(W)	(A)	(A)	(A)	(A)	(A)
N17E-G3 MAX-Q	80	76.4	17.1	32.8	0.8	1.6
N17E-G2 MAX-Q	80	79.1	14.6	25.0	0.8	1.6
N17E-G1 MAX-Q	60	62.8	12.6	19.8	0.8	1.6

		NVVD NVVDS	GPU FBIO	FB TOTAL <sup>5</sup>	1.0V Total <sup>1</sup>
	TGP	-	(1.55V-1.35V) <sup>4, 6</sup>		1.0V <sup>4</sup>
Product	(W)	(A)	(A)	(A)	(A)
N17E-G3 MAX-Q	80	180	20.9	47.3	1.1
N17E-G2 MAX-Q	80	180	15.7	30.6	1.1
N17E-G1 MAX-Q	60	160	15.0	32.2	1.1




change from up1537 to up1666  
RP65W 改

<b>GIGABYTE TECHNOLOGY COPORATION</b>			
Title <b>FBVDDQ</b>			
Size	Document Number	Rev	
	<b>GA-RP5X8</b>	<b>1.0</b>	
Date:	Thursday, February 01, 2018	Sheet	71 of 78








# Powerup Sequence



GIGABYTE TECHNOLOGY CORPORATION			
Title		Change_Note	
Size	Document Number	Rev	
	GA-RP65X8	1.0	
Date:	Thursday, February 01, 2018	Sheet	74 of 78

Base on INTEL AR reference SCH 1.7 (2016/05/24)







Base on INTEL AR reference SCH 1.7 (2016/05/24)

